Verilog-to-Routing Logo

Quick Start

  • VTR Quick Start

Usage

  • VTR
  • FPGA Architecture Description
  • VPR
  • Parmys
  • Odin II
  • ABC
  • Tutorials
  • Utilities
    • FPGA Assembly (FASM) Output Support
    • Router Diagnosis Tool

Development

  • Developer Guide
  • VTR Change Log

Appendix

  • Contact
  • Glossary
  • Publications & References

API Reference

  • VPR API
  • VTRUTIL API
  • VPR INTERNALS
Verilog-to-Routing
  • Utilities
  • View page source

UtilitiesΒΆ

  • FPGA Assembly (FASM) Output Support
    • FASM metadata
    • Invoking genfasm
    • FASM prefixing
    • Simple FASM feature emissions
    • Emitting LUTs
    • Within tile interconnect features
    • Passing parameters through to the FASM Output
  • Router Diagnosis Tool
Previous Next

© Copyright 2012-2022, VTR Developers.

Built with Sphinx using a theme provided by Read the Docs.