Verilog-to-Routing
master

Quick Start

  • VTR Quick Start

Usage

  • VTR
  • FPGA Architecture Description
  • VPR
  • Parmys
  • Odin II
  • ABC
  • Tutorials
  • Utilities

Development

  • Developer Guide
  • VTR Change Log

Appendix

  • Contact
  • Glossary
  • Publications & References

API Reference

  • VPR API
    • Contexts
    • Netlist mapping
    • Netlists
    • Route Tree
    • Routing Resource Graph
  • VTRUTIL API
  • VPR INTERNALS
Verilog-to-Routing
  • Docs »
  • VPR API
  • Edit on GitHub

VPR APIΒΆ

  • Contexts
  • Netlist mapping
  • Netlists
  • Route Tree
  • Routing Resource Graph
Next Previous

© Copyright 2012-2022, VTR Developers Revision 37d59288.

Built with Sphinx using a theme provided by Read the Docs.
Read the Docs v: master
Versions
master
latest
stable
fasm
Downloads
pdf
html
epub
On Read the Docs
Project Home
Builds
Free document hosting provided by Read the Docs.