Verilog-to-Routing Logo
master

Quick Start

  • VTR Quick Start

Usage

  • VTR
  • FPGA Architecture Description
  • VPR
  • Odin II
  • Yosys+Odin-II
  • Yosys
  • ABC
  • Tutorials
  • Utilities

Development

  • Developer Guide
    • Contribution Guidelines
    • Commit Procedures
    • Commit Messages and Structure
    • Code Formatting
    • Running Tests
    • Evaluating Quality of Result (QoR) Changes
    • Adding Tests
    • Debugging Aids
    • Speeding up the edit-compile-test cycle
    • Speeding Compilation
    • Profiling VTR
    • External Subtrees
    • Finding Bugs with Coverity
    • Release Procedures
    • Sphinx API Documentation for C/C++ Projects
    • Documenting VTR Code with Doxygen
    • Developer Tutorials
      • New Developer Tutorial
      • Timing Graph Debugging Tutorial
      • VPR UI and Graphics
    • VTR Support Resources
    • VTR License
  • VTR Change Log

Appendix

  • Contact
  • Glossary
  • Publications & References

API Reference

  • VPR API
  • VTRUTIL API
  • VPR INTERNALS
Verilog-to-Routing
  • Docs »
  • Developer Guide »
  • Developer Tutorials
  • Edit on GitHub

Developer TutorialsΒΆ

  • New Developer Tutorial
    • Overview
    • Environment Setup
    • Background Reading
    • Setup VTR
    • Use VTR
    • Open the Black Box
    • Submitting Changes and Regression Testing
  • Timing Graph Debugging Tutorial
    • Generating a GraphViz DOT file of the Entire Timing Graph
    • Generating a GraphViz DOT file of a subset of the Timing Graph
    • Cross-referencing Node IDs with VPR Timing Reports
  • VPR UI and Graphics
Next Previous

© Copyright 2012-2022, VTR Developers Revision f265293e.

Built with Sphinx using a theme provided by Read the Docs.
Read the Docs v: master
Versions
master
latest
stable
fasm
Downloads
pdf
html
epub
On Read the Docs
Project Home
Builds
Free document hosting provided by Read the Docs.